Efficient Characterization of Processor Memory Hierarchies