Performance modeling and optimization for on-chip interconnects in memory arrays