Generating Formal Verification Properties From Natural Language Hardware Specifications