Spatiotemporal Capacity Management For The Last Level Caches Of Chip Multiprocessors